What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
1:00
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
4 views1 month ago
YouTubeCadence Design Systems
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:21
Verilog Day 1: Introduction and Data Types Explained from Scratch
267 views11 months ago
YouTubeChip Logic Studio
Verilog for beginners: Understand Operator Precedence easily with Practical Simulation
1:07
Verilog for beginners: Understand Operator Precedence easily with Practical Simulation
17 views1 month ago
YouTubeSuccess Point for VLSI
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
0:22
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
345 views2 months ago
YouTubeSly Fox electronics
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
278 views11 months ago
YouTubeChip Logic Studio
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views6 months ago
YouTubeChip Logic Studio
Verilog Day 5: Loops & Assign Block Explained
2:10
Verilog Day 5: Loops & Assign Block Explained
181 views10 months ago
YouTubeChip Logic Studio
0:11
Verilog wire Explained i | Connecting Signals in Verilog
104 views1 month ago
YouTubeverilog_code
2:51
Verilog Timing Control | Delay Control and Event Synchronization
254 views8 months ago
YouTubeChip Logic Studio
2:52
Encoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
79 views7 months ago
YouTubeChip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views5 months ago
YouTubeCadence Design Systems
2:29
Encoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
140 views7 months ago
YouTubeChip Logic Studio
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
104.7K viewsSep 6, 2025
TikTokthayquyethuongnghiep
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
65.2K viewsApr 25, 2025
TikTokongbobitcoin
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K viewsSep 14, 2023
TikTokaiszzyelectronics
0:15
FPGA para aplicaciones espaciales
18.2K viewsJun 29, 2025
TikTokcapsula.electronica
3:07
Cuánto ganamos nosotros , los arquitectos en FPGA? #jlcpcb #FPGA #vhdl #fpgaperuana #capsulaelectronica #ingenierofisico #fpgainit #verilog
27.2K viewsMay 30, 2025
TikTokcapsula.electronica
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.9K viewsSep 13, 2025
TikTokfurt_tech
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K viewsNov 12, 2024
TikTokcapsula.electronica
2:44
QSPICE: La evolución de LTspice para ingenieros
4.4K views9 months ago
TikTokcircuitbread
See more
Static thumbnail place holder

Short videos

1:00
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
4 views1 month ago
YouTubeCadence Design Systems
2:21
Verilog Day 1: Introduction and Data Types Explained from Scratch
267 views11 months ago
YouTubeChip Logic Studio
1:07
Verilog for beginners: Understand Operator Precedence easily with
17 views1 month ago
YouTubeSuccess Point for VLSI
0:22
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA
345 views2 months ago
YouTubeSly Fox electronics
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
104.7K viewsSep 6, 2025
TikTokthayquyethuongnghiep
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
278 views11 months ago
YouTubeChip Logic Studio
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views6 months ago
YouTubeChip Logic Studio
2:10
Verilog Day 5: Loops & Assign Block Explained
181 views10 months ago
YouTubeChip Logic Studio
0:11
Verilog wire Explained i | Connecting Signals in Verilog
104 views1 month ago
YouTubeverilog_code
2:51
Verilog Timing Control | Delay Control and Event Synchronization
254 views8 months ago
YouTubeChip Logic Studio
2:52
Encoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
79 views7 months ago
YouTubeChip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views5 months ago
YouTubeCadence Design Systems
2:29
Encoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
140 views7 months ago
YouTubeChip Logic Studio
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC!
65.2K viewsApr 25, 2025
TikTokongbobitcoin
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K viewsSep 14, 2023
TikTokaiszzyelectronics
0:15
FPGA para aplicaciones espaciales
18.2K viewsJun 29, 2025
TikTokcapsula.electronica
3:07
Cuánto ganamos nosotros , los arquitectos en FPGA? #jlcpcb #FPGA #vhdl #fpgaperuana
27.2K viewsMay 30, 2025
TikTokcapsula.electronica
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.9K viewsSep 13, 2025
TikTokfurt_tech
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K viewsNov 12, 2024
TikTokcapsula.electronica
2:44
QSPICE: La evolución de LTspice para ingenieros
4.4K views9 months ago
TikTokcircuitbread
Static thumbnail place holder