Abstract: Clock duty cycle is important in high-speed interface designs, as it directly impacts the transmitted data eye width, thereby increasing the deterministic jitter (DJ) of overall high-speed ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback